Part Number Hot Search : 
SDA276EF K2252 HT9312AI 7202LA25 MC100 75M33 MB111 ON0583
Product Description
Full Text Search
 

To Download FPD76121 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 FPD7612
GENERAL PURPOSE PHEMT
FEATURES:
* * * * * 20.5 dBm Output Power (P1dB) 13 dB Power Gain at 12 GHz 17 dB Maximum Stable Gain at 12 GHz 11 dB Maximum Stable Gain at 18 GHz 45% Power-Added Efficiency
Datasheet v3.0
LAYOUT:
GENERAL DESCRIPTION:
The FPD7612 is an AlGaAs/InGaAs pseudomorphic High Electron Mobility Transistor (PHEMT), featuring a 0.25 m by 200 m Schottky barrier gate, defined by high -resolution stepper-based photolithography. The recessed gate structure minimizes parasitics to optimize performance. The epitaxial structure and processing have been optimized for reliable high-power applications.
TYPICAL APPLICATIONS:
* * * * Narrowband and broadband highperformance amplifiers SATCOM uplink transmitters PCS/Cellular low-voltage high-efficiency output amplifiers Medium-haul digital radio transmitters
ELECTRICAL SPECIFICATIONS1:
PARAMETER
Power at 1dB Gain Compression Power Gain at P1dB Noise FIgure Power-Added Efficiency Maximum Stable Gain (S21/S12) f = 12 GHz f = 24 GHz Saturated Drain-Source Current Maximum Drain-Source Current IDSS IMAX VDS = 1.3 V; VGS = 0 V VDS = 1.3 V; VGS +1 V VDS = 1.3 V; VGS = 0 V VGS = -5 V VDS = 1.3 V; IDS = 0.2 mA IGS = 0.2 mA IGD = 0.2 mA VDS > 3V VDS > 6V 0.7 12.0 14.5
SYMBOL
P1dB G1dB N.F. min PAE MSG
CONDITIONS
VDS = 5 V; IDS = 50% IDSS VDS = 5 V; IDS = 50% IDSS VDS = 5 V; IDS = 50% IDSS VDS = 5V; IDS = 50% IDSS; POUT = P1dB
MIN
19 11.0
TYP
20.5 13.0 1.2 45
MAX
UNITS
dBm dB dB %
VDS = 5 V; IDS = 50% IDSS
16 9.5 45
17 11 60 120 75
dB
mA mA
Transconductance Gate-Source Leakage Current Pinch-Off Voltage Gate-Source Breakdown Voltage Gate-Drain Breakdown Voltage Thermal Resistivity (see Notes) Thermal Resistivity (see Notes)
GM IGSO |VP| |VBDGS| |VBDGD| JC JC
80 1 1.0 14.0 16.0 280 20 10 1.3
mS A V V V C/W C/W
Note:1 TAmbient = 22C; RF specifications measured at f = 12 GHz using CW signal
1
Specifications subject to change without notice Filtronic Compound Semiconductors Ltd Fax: +44 (0) 1325 306177 Email: sales@filcs.com
Tel: +44 (0) 1325 301111
Website: www.filtronic.com
FPD7612
Datasheet v3.0
ABSOLUTE MAXIMUM RATING :
PARAMETER
Drain-Source Voltage Gate-Source Voltage Drain-Source Current Gate Current RF Input Power Channel Operating Temperature Storage Temperature Total Power Dissipation Gain Compression 4 Simultaneous Combination of Limits 2 or more Max. Limits 80%
1
SYMBOL
VDS VGS IDS IG PIN TCH TSTG PTOT Comp.
TEST CONDITIONS
6 -3V < VGS < -0.5V 0V < VDS < +8V For VDS < 2V Forward or reverse current Under any acceptable bias state Under any acceptable bias state Non-Operating Storage See De-Rating Note below Under any bias conditions
ABSOLUTE MAXIMUM
8V -3V IDss 10mA 20dBm 175C -65C to 150C 0.5W 5dB
Notes: 1 TAmbient = 22C unless otherwise noted; exceeding any one of these absolute maximum ratings may cause permanent damage to the device 2 Total Power Dissipation defined as: PTOT (PDC + PIN) - POUT, where PDC: DC Bias Power, PIN: RF Input Power, POUT: RF Output Power 3 Total Power Dissipation to be de-rated as follows above 22C: PTOT= 0.5 - (0.0036W/C) x THS where THS= heatsink or ambient temperature above 22C Example: For a 85C carrier temperature: PTOT = 0.5 - (0.0036 x (85 - 22)) = 0.27W 4 Users should avoid exceeding 80% of 2 or more Limits simultaneously 5 Thermal Resitivity specification assumes a Au/Sn eutectic die attach onto a Au-plated copper heatsink or rib. 6 Operating at absolute maximum VD continuously is not recommended. If operation at 8V is considered then IDS must be reduced in order to keep the part within it's thermal power dissipation limits. Therefore VGS is restricted to < -0.5V.
PAD LAYOUT
:
A1
B1
B2 A2
PAD
DESCRIPTION
PIN COORDINATES (m)
190/330, 120 200/320, 240
C
A1
A1/A2 B1/B2 C
Gate Pads Drain Pads Source Pad
Note: Co-ordinates are referenced from the bottom left hand corner of the die to the centre of bond pad opening
DIE SIZE (m)
520 x 335
DIE THICKNESS (m)
75
MIN. BOND PAD OPENING (m x m )
45 x 45
2
Specifications subject to change without notice Filtronic Compound Semiconductors Ltd Fax: +44 (0) 1325 306177 Email: sales@filcs.com
Tel: +44 (0) 1325 301111
Website: www.filtronic.com
FPD7612
Datasheet v3.0
TYPICAL MEASURED PERFORMANCE :
Associated Gain and N.F.min vs Frequency Biased @ 5V, 27mA
22.0 20.0
Associated Gain and N.F.min vs Frequency Biased @ 3V, 27mA
3.5 3
22.0 20.0 18.0 16.0 14.0 12.0 10.0 8.0
A sso ciated Gain (d B )
Gain (dB) N.F.min
Gain (dB) N.F.min
3.5 3 2.5 2 1.5 1 0.5 0
Associated Gain (dB)
16.0 14.0 12.0 10.0 8.0 10.0 11.0 12.0 13.0 14.0 15.0 16.0 17.0 18.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0
2 1.5 1 0.5 0
N.F.min (dB)
18.0
2.5
1 0 .0
1 1 .0
1 2 .0
1 3 .0
1 4 .0
1 5 .0
1 6 .0
1 7 .0
Frequency (GHz)
Frequency (GHz)
NOISE PARAMETERS : (BIASED @ VDS=3.0V, IDS=27MA)
Freq (GHz) 2.00 3.00 4.00 5.00 6.00 7.00 8.00 9.00 10.00 11.00 12.00 13.00 14.00 15.00 16.00 17.00 18.00
N.F.min (dB) 0.31 0.39 0.44 0.54 0.65 0.75 0.90 1.07 1.08 1.09 1.28 1.55 1.66 1.60 1.72 1.83 1.90
Rn/50 (Ohms) 0.28 0.28 0.26 0.24 0.23 0.23 0.22 0.21 0.20 0.20 0.20 0.19 0.17 0.15 0.15 0.14 0.13
Gamma Opt. Mag. 0.78 0.70 0.74 0.61 0.63 0.54 0.49 0.44 0.43 0.44 0.38 0.34 0.32 0.30 0.32 0.28 0.20 Angle 9.63 18.43 28.57 35.40 44.37 51.10 58.43 68.47 73.30 80.63 92.87 104.10 111.83 120.60 124.47 144.77 158.23
3
Specifications subject to change without notice Filtronic Compound Semiconductors Ltd Fax: +44 (0) 1325 306177 Email: sales@filcs.com
Tel: +44 (0) 1325 301111
Website: www.filtronic.com
1 8 .0
2 .0
3 .0
4 .0
5 .0
6 .0
7 .0
8 .0
9 .0
N .F .m in (dB )
FPD7612
Datasheet v3.0
ORDERING INFORMATION: PREFERRED ASSEMBLY INSTRUCTIONS:
PART NUMBER GaAs devices are fragile and should be handled with great care. Specially designed collets should be used where possible. The recommended die attach is gold/tin eutectic solder under a nitrogen atmosphere. Stage temperature should be 280-290C; maximum time at temperature is one minute. The recommended wire bond method is thermo-compression wedge bonding with 0.7 or 1.0 mil (0.018 or 0.025 mm) gold wire. Stage temperature should be 250-260C.
FPD7612
DESCRIPTION
Die
HANDLING PRECAUTIONS:
To avoid damage to the devices care should be exercised during handling. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing. These devices should be treated as Class 0 (0-250 V) as defined in JEDEC Standard No. 22-A114. Further information on ESD control measures can be found in MIL-STD-1686 and MILHDBK-263.
APPLICATION NOTES & DESIGN DATA:
Application Notes and design data including Sparameters, noise parameters and device model are available on request
DISCLAIMERS:
This product is not designed for use in any space based or life sustaining/supporting equipment.
4
Specifications subject to change without notice Filtronic Compound Semiconductors Ltd Fax: +44 (0) 1325 306177 Email: sales@filcs.com
Tel: +44 (0) 1325 301111
Website: www.filtronic.com


▲Up To Search▲   

 
Price & Availability of FPD76121

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X